Rockwell-automation 1769-HSC Compact High Speed Counter Module Instrukcja Użytkownika Pobierz pdf (Strona 93)

Rockwell Automation Publication 1769-UM006E-EN-P - July 2013 93

Module Configuration, Output, and Input Data Chapter 4

RCU - Reset Counter Underflow (CtrnResetCounterUnderflow)

A 0 to 1 transition of this bit causes the corresponding Ctr[n]Underflow bit to be

reset.

D Inv - Direction Invert (CtrnDirectionInvert)

This bit, when set, inverts the direction of the counter (n) as follows:

• If the CtrnDirectionInhibit bit is set when this bit is 0, the resulting

direction is up, increasing counts.

• If the CtrnDirectionInhibit bit is set when this bit is 1, the resulting

direction is down, decreasing counts.

D Inh - Direction Inhibit (CtrnDirectionInhibit)

This bit, when set, inhibits the direction of the input signal from being used by

the module.

Z Inv - Z Invert (CtrnZInvert)

When set, this bit inverts the Zn value. The Zn value is also affected by the

CtrnZInhibit bit. If the CtrnZInhibit is set, the module uses CtrnZInvert for all

internal Z activities, preset, hold and store. Input state Zn is not affected by this

bit.

Z Inh - Z Inhibit (CtrnZInhibit)

When set, this bit inhibits the Zn state from being used by the module. However,

even if the counter is inhibited, it still will count the pulses at input. For example,

if the counter is inhibited with count of 10 and there are 10 more pulses after

which it was un-inhibited, then the current count instead of starting with 11 will

be 21 for the next pulse.

RREZ - Reset Rising Edge Z (CtrnResetRisingEdgeZ)

A 0 to 1 transition causes the Ctr[n].RisingEdgeZ bit to be reset.

RPW - Reset Counter Preset Warning (CtrnResetCtrPresetWarning)

A 0 to 1 transition causes the Ctr[n]PresetWarning bit to be reset.

1 2 ... 88 89 90 91 92 93 94 95 96 97 98 ... 169 170

Brak uwag

Rockwell-automation 1769-HSC Compact High Speed Counter Module Instrukcja Użytkownika Strona 93